What is Race Around Condition in a JK FlipFlop? How it can be avoided?

Arindam Nag

• May 14th, 2017

It can be overcome when clock pulse will be over.clk=0

Pulkit Aggarwal

• Apr 14th, 2017

When J=K=1 and Q=0 and clock input is applied after a time interval 🔺t equal to propagation delay, output Q=1. Now, we have J=K=Q=1 and after another time interval 🔺t output changes back to Q=0...

Answer Question  Select Best Answer