What is the advantage of CMOS over NMOS ?

This question is related to Cisco Interview

Showing Answers 1 - 10 of 10 Answers


  • Jul 11th, 2005

We can save the power if we are using CMOS 
That is power concemption is low.


  • Aug 31st, 2005

CMOS is preffered because we can reduce the complexity of the circuit and also much power is saved


  • Aug 7th, 2006

What about Manufacturing problems faced by CMOS over NMOS? Manufacturing CMOS is difficult when compared to NMOS and PMOS because CMOS includes both NMOS and PMOS. Whereas NMOS and PMOS has uniform structure and hence easy to manufacture.

  Was this answer useful?  Yes


  • Oct 9th, 2006

CMOS is preffered over NMOS

as CMOS propogates both logic '1', and '0', without a voltage drop

when using NMOS only, logic '1' (i.e Vdd) suffers a thresold drop and the output after passing through one NMOS gate would be Vdd-Vt(thresold voltage of the NMOS gate).

Hence signal margin is very important in NMOS causing possible SI(signal integrity) issues.

Hence CMOS is preferred. By the way CMOS and NMOS and also PMOS are all low powered. Static power consumption is the same, dynamic power consumption depends on signal swing (i.e number of times data line varies)

  Was this answer useful?  Yes


  • Oct 20th, 2011

The most important advantage of CMOS is the very low static power consumption in compare with NMOS technology.

  Was this answer useful?  Yes

shikha bansal

  • Jan 3rd, 2012

CMOS provides more noise margin than NMOS.

  Was this answer useful?  Yes


  • Jan 27th, 2012

The most important advantage of CMOS is the very low static power consumption in compare technology.

  Was this answer useful?  Yes

madhu Oruganti

  • May 25th, 2015

Above answers are correct provided my point is due to pull up and pull down transistor are making the cmos design making advance then nmos design

  Was this answer useful?  Yes

Aishi Sur

  • Sep 18th, 2015

The advantages of CMOS technology over NMOS are:
Very low static power consumption
Reduce the complexity of the circuit
High density of logic functions on a chip
Low static power consumption
High noise immunity

  Was this answer useful?  Yes


  • Jul 28th, 2016

There will be less dissipation in cmos because of lower current gain from the power supply.

  Was this answer useful?  Yes

Give your answer:

If you think the above answer is not correct, Please select a reason and add your answer below.

Answer Question

Click here to Login / Register your free account

Send   Reset


Related Answered Questions


Related Open Questions