A clock with time period 'T' is used with 'n' stage shift register

If a clock with time period 'T' is used with 'n' stage shift register,
the output of the final stage will be delayed by

1. nT seconds 2. (n-1)T seconds
3. n/T seconds 4. (2n-1)T seconds

Questions by Rujul   answers by Rujul

Showing Answers 1 - 1 of 1 Answers

Give your answer:

If you think the above answer is not correct, Please select a reason and add your answer below.

 

Related Answered Questions

 

Related Open Questions